


ZAUI ICE lake series Platform Block Diagram (DIS/UMA)

01




BOM option

IV@ : UMA
 EV@ : DIS
 TPC@ : Type-C function
 TPC_N@ : No Type-C function
 TSi@ : Touch screen I2C
 TPM@ : Trusted Platform Module
 PBA@ : Finger Print on touch pad
 KBL@ : Keyboard back light
 GS@ : G-Sensor function
 GS_N@ : No G-Sensor function
 SSD@ : Solid State Disk
 ODD@ : Optical Disc Drive
 EMC@ : eMMC function
 RAM@ : On Board Memory
 SP@ : Power & VGA
 HDD_R@ : Hard Disc Redriver
 HDD_N@ : NO Hard Disc Redriver
 CNV@ : Intel WIFI
 CNV_N@ : NO Intel WIFI
 HDMI_R@ : HDMI Redriver
 HDMI_N@ : No HDMI Redriver
 Debug@ : for Debug Card
 255@ : Codec 255
 256@ : Codec 256

FOR15_17@ : Panel 15 or 17 inch
 FOR14@ : Panel 14 inch

Power solution



PCB 8L STACK UP

LAYER 1 : TOP
 LAYER 2 : SGND
 LAYER 3 : IN1
 LAYER 4 : SVCC
 LAYER 5 : IN2
 LAYER 6 : IN3
 LAYER 7 : SGND
 LAYER 8 : BOT



ICELAKE Processor DDR4

DDR CHANNEL A/B

U24B

LPDDR4 DDR4 NIL

M_A_DQ0	CA48	DDR4_DQ0_0/DDR0_DQ0_0
M_A_DQ1	CA47	DDR4_DQ0_1/DDR0_DQ0_1
M_A_DQ2	CA49	DDR4_DQ0_2/DDR0_DQ0_2
M_A_DQ3	BV49	DDR4_DQ0_3/DDR0_DQ0_3
M_A_DQ5	CA45	DDR4_DQ0_4/DDR0_DQ0_4
M_A_DQ6	BV45	DDR4_DQ0_5/DDR0_DQ0_5
M_A_DQ7	BV48	DDR4_DQ0_6/DDR0_DQ0_6
M_A_DQ8	CC42	DDR4_DQ0_7/DDR0_DQ0_7
M_A_DQ9	CC39	DDR4_DQ1_0/DDR0_DQ1_0
M_A_DQ10	CC43	DDR4_DQ1_1/DDR0_DQ1_1
M_A_DQ11	CE38	DDR4_DQ1_2/DDR0_DQ1_2
M_A_DQ12	CE38	DDR4_DQ1_3/DDR0_DQ1_3
M_A_DQ13	CE39	DDR4_DQ1_4/DDR0_DQ1_4
M_A_DQ14	CE42	DDR4_DQ1_5/DDR0_DQ1_5
M_A_DQ15	CE43	DDR4_DQ1_6/DDR0_DQ1_6
M_A_DQ16	BT48	DDR4_DQ1_7/DDR0_DQ1_7
M_A_DQ17	BT47	DDR4_DQ2_0/DDR0_DQ2_0
M_A_DQ18	BT49	DDR4_DQ2_1/DDR0_DQ2_1
M_A_DQ19	BN49	DDR4_DQ2_2/DDR0_DQ2_2
M_A_DQ20	BT45	DDR4_DQ2_3/DDR0_DQ2_3
M_A_DQ21	BN47	DDR4_DQ2_4/DDR0_DQ2_4
M_A_DQ22	BN45	DDR4_DQ2_5/DDR0_DQ2_5
M_A_DQ23	BN48	DDR4_DQ2_6/DDR0_DQ2_6
M_A_DQ24	BV42	DDR4_DQ2_7/DDR0_DQ2_7
M_A_DQ25	BV39	DDR4_DQ3_0/DDR0_DQ3_0
M_A_DQ26	BV43	DDR4_DQ3_1/DDR0_DQ3_1
M_A_DQ27	BW38	DDR4_DQ3_2/DDR0_DQ3_2
M_A_DQ28	BW38	DDR4_DQ3_3/DDR0_DQ3_3
M_A_DQ29	BW39	DDR4_DQ3_4/DDR0_DQ3_4
M_A_DQ30	BW42	DDR4_DQ3_5/DDR0_DQ3_5
M_A_DQ31	BW43	DDR4_DQ3_6/DDR0_DQ3_6
M_A_DQ32	AY48	DDR4_DQ3_7/DDR0_DQ3_7
M_A_DQ33	AY47	DDR4_DQ0_0/DDR0_DQ0_0
M_A_DQ34	AY49	DDR4_DQ0_1/DDR0_DQ0_1
M_A_DQ35	AU45	DDR4_DQ0_2/DDR0_DQ0_2
M_A_DQ36	AY45	DDR4_DQ0_3/DDR0_DQ0_3
M_A_DQ37	AU47	DDR4_DQ0_4/DDR0_DQ0_4
M_A_DQ38	AU48	DDR4_DQ0_5/DDR0_DQ0_5
M_A_DQ39	AU49	DDR4_DQ0_6/DDR0_DQ0_6
M_A_DQ40	AY42	DDR4_DQ0_7/DDR0_DQ0_7
M_A_DQ41	AY38	DDR4_DQ1_0/DDR0_DQ1_0
M_A_DQ42	AY43	DDR4_DQ1_1/DDR0_DQ1_1
M_A_DQ43	BB39	DDR4_DQ1_2/DDR0_DQ1_2
M_A_DQ44	AY39	DDR4_DQ1_3/DDR0_DQ1_3
M_A_DQ45	BB38	DDR4_DQ1_4/DDR0_DQ1_4
M_A_DQ46	BB42	DDR4_DQ1_5/DDR0_DQ1_5
M_A_DQ47	BB43	DDR4_DQ1_6/DDR0_DQ1_6
M_A_DQ48	AR48	DDR4_DQ1_7/DDR0_DQ1_7
M_A_DQ49	AR47	DDR4_DQ2_0/DDR0_DQ2_0
M_A_DQ50	AR49	DDR4_DQ2_1/DDR0_DQ2_1
M_A_DQ51	AM45	DDR4_DQ2_2/DDR0_DQ2_2
M_A_DQ52	AR45	DDR4_DQ2_3/DDR0_DQ2_3
M_A_DQ53	AM47	DDR4_DQ2_4/DDR0_DQ2_4
M_A_DQ54	AM48	DDR4_DQ2_5/DDR0_DQ2_5
M_A_DQ55	AM49	DDR4_DQ2_6/DDR0_DQ2_6
M_A_DQ56	AT42	DDR4_DQ2_7/DDR0_DQ2_7
M_A_DQ57	AT39	DDR4_DQ3_0/DDR0_DQ3_0
M_A_DQ58	AR43	DDR4_DQ3_1/DDR0_DQ3_1
M_A_DQ59	AT38	DDR4_DQ3_2/DDR0_DQ3_2
M_A_DQ60	AR38	DDR4_DQ3_3/DDR0_DQ3_3
M_A_DQ61	AR39	DDR4_DQ3_4/DDR0_DQ3_4
M_A_DQ62	AR42	DDR4_DQ3_5/DDR0_DQ3_5
M_A_DQ63	AT43	DDR4_DQ3_6/DDR0_DQ3_6
		DDR4_DQ3_7/DDR0_DQ3_7

DDR4_CLK_N/DDR0_CLK_N_0	BL48	M_A_CLKN0	17
DDR4_CLK_P/DDR0_CLK_P_0	BF42	M_A_CLKP0	17
DDR4_CLK_N/DDR0_CLK_N_1	BF43	M_A_CLKP1	17
DDR4_CLK_P/DDR0_CLK_P_1			
DDR4_CKE0/DDR0_CKE0	BG49	M_A_CKE0	17
DDR4_CKE1/NC	BF38		
DDR4_CKE1/DDR0_CKE1	BF47	M_A_CKE1	17
DDR4_CS_0/DDR0_CS_N_0	BM38	M_A_CS#0	17
DDR4_CS_1/NC	BM42		
DDR4_CS_0/NC	BP42		
DDR4_CS_1/DDR0_CS_N_1	BG42	M_A_CS#1	17
DDR4_CA4/DDR0_BA0	BM43	M_A_BS#0	17
NC/DDR0_BA1	BG39	M_A_BS#1	17
DDR4_CA5/DDR0_BG0	BB49	M_A_BG#0	17
NC/DDR0_BG1	BD47	M_A_BG#1	17
NC/DDR0_MA0	BB48	M_A_A0	17
NC/DDR0_MA1	BL49	M_A_A1	17
DDR4_CA5/DDR0_MA2	BG38	M_A_A2	17
NC/DDR0_MA3	BL45	M_A_A3	17
NC/DDR0_MA4	BJ46	M_A_A4	17
DDR4_CA0/DDR0_MA5	BG48	M_A_A5	17
DDR4_CA2/DDR0_MA6	BE45	M_A_A6	17
DDR4_CA4/DDR0_MA7	BG47	M_A_A7	17
DDR4_CA3/DDR0_MA8	BE47	M_A_A8	17
DDR4_CA1/DDR0_MA9	BJ38	M_A_A9	17
NC/DDR0_MA10	BE47	M_A_A10	17
NC/DDR0_MA11	BE48	M_A_A11	17
NC/DDR0_MA12	BM39	M_A_A12	17
DDR4_CA0/DDR0_MA13	BG43	M_A_A13	17
DDR4_CA2/DDR0_MA14WE_N	BJ42	M_A_WE#	17
DDR4_CA1/DDR0_MA15CAS_N	BM41	M_A_CAS#	17
DDR4_CA3/DDR0_MA16RAS_N		M_A_RAS#	17
NC/DDR0_ODT_0	BJ39	M_A_DIM0_ODT0	17
NC/DDR0_ODT_1	BB45	M_A_DIM0_ODT1	17
DDR4_DQSN_0/DDR0_DQSN_0	BY47	M_A_DQSN0	
DDR4_DQSP_0/DDR0_DQSP_0	BY46	M_A_DQSP0	
DDR4_DQSN_1/DDR0_DQSN_1	CC41	M_A_DQSN1	
DDR4_DQSP_1/DDR0_DQSP_1	CE41	M_A_DQSP1	
DDR4_DQSN_2/DDR0_DQSN_2	BR47	M_A_DQSN2	
DDR4_DQSP_2/DDR0_DQSP_2	BR46	M_A_DQSP2	
DDR4_DQSN_3/DDR0_DQSN_3	BV41	M_A_DQSN3	
DDR4_DQSP_3/DDR0_DQSP_3	BV41	M_A_DQSP3	
DDR4_DQSN_4/DDR0_DQSN_4	AV46	M_A_DQSN4	
DDR4_DQSP_4/DDR0_DQSP_4	AV47	M_A_DQSP4	
DDR4_DQSN_5/DDR0_DQSN_5	AY41	M_A_DQSN5	
DDR4_DQSP_5/DDR0_DQSP_5	BB41	M_A_DQSP5	
DDR4_DQSN_6/DDR0_DQSN_6	AN46	M_A_DQSN6	
DDR4_DQSP_6/DDR0_DQSP_6	AN47	M_A_DQSP6	
DDR4_DQSN_7/DDR0_DQSN_7	AR41	M_A_DQSN7	
DDR4_DQSP_7/DDR0_DQSP_7	AT41	M_A_DQSP7	
NC/DDR0_PAR	BF39	M_A_PARITY	17
NC/DDR0_ACT_N	BE49	M_A_ACT#	17
NC/DDR0_ALERT_N	BD46	M_A_ALERT#	17
RSVD_73	M38	SM_VREF	17
DDR0_VREF_CA	C44	SMDDR_VREF_DQ1_M3	18
DDR_VTT_CTL	M39	DDR_VTT_CTL	
DRAM_RESET_N	DK47	DDR_DRAMRST#_R	

For CH:A

DDR CHANNEL C/D

U24C


LPDDR4 DDR4 NIL

M_B_DQ0	AK48	DDRC_DQ0_0/DDR1_DQ0_0
M_B_DQ1	AK45	DDRC_DQ0_1/DDR1_DQ0_1
M_B_DQ2	AK49	DDRC_DQ0_2/DDR1_DQ0_2
M_B_DQ3	AG47	DDRC_DQ0_3/DDR1_DQ0_3
M_B_DQ4	AK47	DDRC_DQ0_4/DDR1_DQ0_4
M_B_DQ5	AG45	DDRC_DQ0_5/DDR1_DQ0_5
M_B_DQ6	AG48	DDRC_DQ0_6/DDR1_DQ0_6
M_B_DQ7	AG49	DDRC_DQ0_7/DDR1_DQ0_7
M_B_DQ8	AJ38	DDRC_DQ1_0/DDR1_DQ1_0
M_B_DQ9	AL39	DDRC_DQ1_1/DDR1_DQ1_1
M_B_DQ10	AJ39	DDRC_DQ1_2/DDR1_DQ1_2
M_B_DQ11	AL43	DDRC_DQ1_3/DDR1_DQ1_3
M_B_DQ12	AL38	DDRC_DQ1_4/DDR1_DQ1_4
M_B_DQ13	AJ42	DDRC_DQ1_5/DDR1_DQ1_5
M_B_DQ14	AJ42	DDRC_DQ1_6/DDR1_DQ1_6
M_B_DQ15	AJ43	DDRC_DQ1_7/DDR1_DQ1_7
M_B_DQ16	AB49	DDRC_DQ2_0/DDR1_DQ2_0
M_B_DQ17	AB48	DDRC_DQ2_1/DDR1_DQ2_1
M_B_DQ18	AE49	DDRC_DQ2_2/DDR1_DQ2_2
M_B_DQ19	AE47	DDRC_DQ2_3/DDR1_DQ2_3
M_B_DQ20	AE48	DDRC_DQ2_4/DDR1_DQ2_4
M_B_DQ21	AB47	DDRC_DQ2_5/DDR1_DQ2_5
M_B_DQ22	AE45	DDRC_DQ2_6/DDR1_DQ2_6
M_B_DQ23	AE45	DDRC_DQ2_7/DDR1_DQ2_7
M_B_DQ24	AD38	DDRC_DQ3_0/DDR1_DQ3_0
M_B_DQ25	AD39	DDRC_DQ3_1/DDR1_DQ3_1
M_B_DQ26	AE39	DDRC_DQ3_2/DDR1_DQ3_2
M_B_DQ27	AE43	DDRC_DQ3_3/DDR1_DQ3_3
M_B_DQ28	AE38	DDRC_DQ3_4/DDR1_DQ3_4
M_B_DQ29	AD43	DDRC_DQ3_5/DDR1_DQ3_5
M_B_DQ30	AD42	DDRC_DQ3_6/DDR1_DQ3_6
M_B_DQ31	AE42	DDRC_DQ3_7/DDR1_DQ3_7
M_B_DQ32	J48	DDRC_DQ0_0/DDR1_DQ0_0
M_B_DQ33	J45	DDRC_DQ0_1/DDR1_DQ0_1
M_B_DQ34	J49	DDRC_DQ0_2/DDR1_DQ0_2
M_B_DQ35	G47	DDRC_DQ0_3/DDR1_DQ0_3
M_B_DQ36	J47	DDRC_DQ0_4/DDR1_DQ0_4
M_B_DQ37	G45	DDRC_DQ0_5/DDR1_DQ0_5
M_B_DQ38	G48	DDRC_DQ0_6/DDR1_DQ0_6
M_B_DQ39	E48	DDRC_DQ0_7/DDR1_DQ0_7
M_B_DQ40	J38	DDRC_DQ1_0/DDR1_DQ1_0
M_B_DQ41	G39	DDRC_DQ1_1/DDR1_DQ1_1
M_B_DQ42	G38	DDRC_DQ1_2/DDR1_DQ1_2
M_B_DQ43	G42	DDRC_DQ1_3/DDR1_DQ1_3
M_B_DQ44	J39	DDRC_DQ1_4/DDR1_DQ1_4
M_B_DQ45	J42	DDRC_DQ1_5/DDR1_DQ1_5
M_B_DQ46	G43	DDRC_DQ1_6/DDR1_DQ1_6
M_B_DQ47	J43	DDRC_DQ1_7/DDR1_DQ1_7
M_B_DQ48	B43	DDRC_DQ2_0/DDR1_DQ2_0
M_B_DQ49	D43	DDRC_DQ2_1/DDR1_DQ2_1
M_B_DQ50	A43	DDRC_DQ2_2/DDR1_DQ2_2
M_B_DQ51	C40	DDRC_DQ2_3/DDR1_DQ2_3
M_B_DQ52	C43	DDRC_DQ2_4/DDR1_DQ2_4
M_B_DQ53	D40	DDRC_DQ2_5/DDR1_DQ2_5
M_B_DQ54	B40	DDRC_DQ2_6/DDR1_DQ2_6
M_B_DQ55	A40	DDRC_DQ2_7/DDR1_DQ2_7
M_B_DQ56	B35	DDRC_DQ3_0/DDR1_DQ3_0
M_B_DQ57	D35	DDRC_DQ3_1/DDR1_DQ3_1
M_B_DQ58	A35	DDRC_DQ3_2/DDR1_DQ3_2
M_B_DQ59	D38	DDRC_DQ3_3/DDR1_DQ3_3
M_B_DQ60	C35	DDRC_DQ3_4/DDR1_DQ3_4
M_B_DQ61	C38	DDRC_DQ3_5/DDR1_DQ3_5
M_B_DQ62	B38	DDRC_DQ3_6/DDR1_DQ3_6
M_B_DQ63	A38	DDRC_DQ3_7/DDR1_DQ3_7

ICL-U 1.2G QPWA
CPU@

3 of 19




DDRC_CLK_N/DDR1_CLK_N_0	Y48	M_B_CLKN0	18
DDRC_CLK_P/DDR1_CLK_P_0	Y47	M_B_CLKP0	18
DDRC_CLK_N/DDR1_CLK_N_1	M43		
DDRC_CLK_P/DDR1_CLK_P_1	M45		
DDRC_CKE0/DDR1_CKE0	U45	M_B_CKE0	18
DDRC_CKE1/NC	Y46		
DDRC_CKE1/DDR1_CKE1	M41		
DDRC_CS_0/DDR1_CS_N_0	V42	M_B_CS#0	18
DDRC_CS_1/NC	V39		
DDRC_CS_0/NC	T39		
DDRC_CS_1/DDR1_CS_N_1	T38	M_B_BS#0	18
DDRC_CA4/DDR1_BA0	T42	M_B_BS#1	18
NC/DDR1_BA1	R45		
DDRC_CA5/DDR1_BG0	N47	M_B_BG#0	18
NC/DDR1_BG1	P42	M_B_A0	18
NC/DDR1_MA0	Y49	M_B_A1	18
NC/DDR1_MA1	U48	M_B_A2	18
DDRC_CA5/DDR1_MA2	Y45	M_B_A3	18
NC/DDR1_MA3	U47	M_B_A4	18
NC/DDR1_MA4	R49	M_B_A5	18
DDRC_CA0/DDR1_MA5	U49	M_B_A6	18
DDRC_CA2/DDR1_MA6	M47	M_B_A7	18
DDRC_CA4/DDR1_MA7	M45	M_B_A8	18
DDRC_CA3/DDR1_MA8	R47	M_B_A9	18
DDRC_CA1/DDR1_MA9	P39	M_B_A10	18
NC/DDR1_MA10	N48	M_B_A11	18
NC/DDR1_MA11	R46	M_B_A12	18
NC/DDR1_MA12	V41	M_B_A13	18
DDRC_CA0/DDR1_MA13	V41	M_B_A13	18
DDRC_CA2/DDR1_MA14WE_N	Y42	M_B_WE#	18
DDRC_CA1/DDR1_MA15CAS_N	Y47	M_B_CAS#	18
DDRC_CA3/DDR1_MA16RAS_N		M_B_RAS#	18
NC/DDR1_ODT_0	V43	M_B_DIM0_ODT0	18
NC/DDR1_ODT_1	V38		
DDRC_DQSN_0/DDR1_DQSN_0	AH46	M_B_DQSN0	3,18
DDRC_DQSP_0/DDR1_DQSP_0	AH47	M_B_DQSP0	3,18
DDRC_DQSN_1/DDR1_DQSN_1	AJ41	M_B_DQSN1	3,18
DDRC_DQSP_1/DDR1_DQSP_1	AL41	M_B_DQSP1	3,18
DDRC_DQSN_2/DDR1_DQSN_2	AC47	M_B_DQSN2	3,18
DDRC_DQSP_2/DDR1_DQSP_2	AC46	M_B_DQSP2	3,18
DDRC_DQSN_3/DDR1_DQSN_3	AE41	M_B_DQSN3	3,18
DDRC_DQSP_3/DDR1_DQSP_3	AD41	M_B_DQSP3	3,18
DDRC_DQSN_4/DDR1_DQSN_4	H46	M_B_DQSN4	3,18
DDRC_DQSP_4/DDR1_DQSP_4	G41	M_B_DQSN5	3,18
DDRC_DQSN_5/DDR1_DQSN_5	J41	M_B_DQSN5	3,18
DDRC_DQSP_5/DDR1_DQSP_5	C42	M_B_DQSN6	3,18
DDRC_DQSN_6/DDR1_DQSN_6	D42	M_B_DQSN6	3,18
DDRC_DQSP_6/DDR1_DQSP_6	D36	M_B_DQSN7	3,18
DDRC_DQSN_7/DDR1_DQSN_7	C36	M_B_DQSN7	3,18
DDRC_DQSP_7/DDR1_DQSP_7		M_B_DQSP7	3,18
NC/DDR1_PAR	P38	M_B_PARITY	18
NC/DDR1_ACT_N	M48	M_B_ACT#	18
NC/DDR1_ALERT_N	M49	M_B_ALERT#	18

+3V_S5 2,6,8,10,11,13,14,15,16,28,29,30,33,34,37,40,41
+1.2VSUS 5,16,17,18,38,44

Quanta Computer Inc.

PROJECT : ZAU1

Size	Document Number	Rev
	ICL-U 2/14 (LPDDR4 I/F)	3A
Date:	Monday, November 04, 2019	Sheet 3 of 47





Vinafix.com






PD 75K WLAN side
need Check with BIOS











DG : no neet PD




Vender		Size	P/N	
Kabylake POA 3.3V	MXIC	16M	AKE3DZN0Z03	MX25L12873FM2I-10C
	Winbond	16M	AKE3DF-KN01	W25Q128JVSIGR
	GigaDevice	16M	AKE3DZN0Q02	GD25B127DSIGR

PCH SPI ROM(CLG)



TOP SWAP OVERRIDE


High: TOP SWAP ENABLED
Low: DISABLED
WEAK INTERNAL PD 20K

GPP_B14/SPKR**(RSVD) XTAL INPUT MODE**


High: XTAL INPUT IS SINGLE ENDED
Low: XTAL IS ATTACHED
WEAK INTERNAL PD 20K

GPD7**CPUNSSC CLOCK FREQ**

High: 19.2MHz CLOCK FROM INTERNAL DIVIDER
Low: 38.4MHz CLOCK FROM DIRECT CRYSTAL (Default)
WEAK INTERNAL PD 20K

GPP_B23/SML1ALERT#**(RSVD) CONSENT STRAP**


High: DISABLE
Low: ENABLE
External pull-up is required.

SPIO_I02**NO REBOOT**


High: NO REBOOT
Low: REBOOT ENABLED
WEAK INTERNAL PD 20K

GPP_B18/GSPIO_MOSI


This strap has no internal pull-up or pull-down.
0 = DDP1 I2C / TBT_LSX0 pins at 1.8V
1 = DDP1 I2C / TBT_LSX0 pins at 3.3V

GPP_E19**TLS CONFIDENTIALITY**

High: TLS CONFIDENTIALITY ENABLE
Low: TLS CONFIDENTIALITY DISABLE
WEAK INTERNAL PD 20K

GPP_C2/SMBALERT#**(RSVD) A0 PERSONALITY STRAP**


High: DISABLE
Low: ENABLE
External pull-up is required.

SPIO_I03**3V SELECT STRAP**


High: 3.0V +/-5%
Low: 3.3V +/-5%

INPUT3VSEL**XTAL FREQUENCY SEL**

High: 24MHz
(25 MHz WHEN XTAL FREQ DIVIDER NON ZERO)
Low: 38.4MHz (DEFAULT)
WEAK INTERNAL PD 20K

GPP_F0**ESPI OR EC LESS**

High: ESPI IS DISABLED
Low: ESPI SELECTED
WEAK INTERNAL PD 20K

GPP_C5/SML0ALERT#**(RSVD) JTAG ODT DISABLE**


High: JTAG ODT Enable
Low: JTAG ODT Disable
External pull-up is required.

GPP_E6**MAF/SAF STRAP**


High: SAF ENABLE
Low: MAF ENABLE
WEAK INTERNAL PD 20K

GPP_H2**Flash Descriptor Security Override**


High: DISABLE
Low: ENABLE
WEAK INTERNAL PD 20K

GPP_R2**XTAL INPUT FREQUENCY [0]**


00: DIVIDE BYPASS
01: DIVIDE BY 2 (HVM: 38.4MHz INPUT)
10: DIVIDE BY 10 (HVM: 250MHz INPUT)
11: DIVIDE BY 4 (BI: 100MHz INPUT)
(QUALIFIED BY DFXTSTMODE)
NO INTERNAL PU/PD

GPP_E10**(RSVD) BOOT HALT**


High: DISABLE
Low: ENABLE
External pull-up is required.

SPIO_MOSI**(RSVD) ITP PMODE**


High: DFXTSTMODE DISABLED(DEFAULT)
Low: DFXTSTMODE ENABLED
WEAK INTERNAL PU 20K

ITP_PMODE**STRAP FOR SPI 1.8V/3.3V SELECTION**

High: SPI voltage is 1.8V
Low: SPI voltage is 3.3V

INTRUDER#**XTAL INPUT FREQUENCY [1]**

00: DIVIDE BYPASS
01: DIVIDE BY 2 (HVM: 38.4MHz INPUT)
10: DIVIDE BY 10 (HVM: 250MHz INPUT)
11: DIVIDE BY 4 (BI: 100MHz INPUT)
(QUALIFIED BY DFXTSTMODE)
NO INTERNAL PU/PD

GPP_E11


+1.8V_DEEP_SUS 5,14,33
+3V 2,6,9,11,12,13,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,41,42,43,44
+3V_S5 2,6,8,11,13,14,15,16,28,29,30,33,34,37,40,41
+3V_DEEP_SUS 9,14
+VCC1.05_OUT_FET 14,16



Quanta Computer Inc.

PROJECT : ZAU1

Size	Document Number	Rev
	ICL-U 9/14 (HW STRAP)	3A
Date:	Monday, November 04, 2019	Sheet 10 of 47



PCI-E Port Mapping Table

PCI-E Port	Function	CLK RQ Port	Function
Port5	dGPU	Port0	VGA
Port6	dGPU	Port1	SSD
Port7	dGPU	Port2	Un-used
Port8	dGPU	Port3	Un-used
Port9	LAN	Port4	LAN
Port10	WLAN	Port5	WLAN
Port11	HDD		
Port12	ODD		
Port13	PCIE SSDx4		
Port14	PCIE SSDx4		
Port15	PCIE SSDx4		
Port16	PCIE SSDx4 / SATA SSD		





USB3.0 Port Mapping Table

USB3.0	Function
PORT-1	USB3.0 Type A
PORT-2	USB3.0 Type A
PORT-3	Type C
PORT-4	NC



SATAGP1:GPP_E1 - SATA#1/PCIE#8
SATA => High < Base U>
PCIE => Low




USB2.0 Port Mapping Table

USB2.0	Function
PORT-1	Cobime USB3.0 Type A
PORT-2	Cobime USB3.0 Type A
PORT-3	Type C
PORT-4	USB 2.0 Small board
PORT-5	Camera
PORT-6	Card reader
PORT-7	Finger Print
PORT-8	Touch Screen
PORT-9	NC
PORT-10	BT (CNVI)




RTC Circuitry(RTC)







	+1.8V	26,29,41
	+VCCST	4,5,16,36,39
	+3V_S5	2,6,8,10,11,14,15,16,28,29,30,33,34,37,40,41
	+3V	2,6,9,10,11,12,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,41, 42,43,44
	+5V_S5	16,24,29,33,35,37,38,39,40,42,43,44



+3V 2,6,9,10,11,12,13,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,41,42,43,44
+3V_S5 2,6,8,10,11,13,14,16,28,29,30,33,34,37,40,41




RAM ID



ID3	ID2	ID1	ID0	Vendor	Vendor PN	Quanta PN
0	0	0	0	Hynix 8Gb	H5AN8G6NCJR-VKC	AKD5QGSTW13
0	0	0	1	Micron 8Gb	MT40A512M16LY-075:E	AKD5LZSTL24
0	0	1	0	Micron 8Gb	MT40A512M16TB-062E:J	AKD5QGSTL23
0	0	1	1	Samsung 8Gb	K4A8G165WC-BCTD	AKD5QGST512
1	1	1	1	With out on board memory		

Board ID




	Low	High
BOARD_ID0	Non eMMC	eMMC
BOARD_ID1	HDMI_N@	HDMI_R@
BOARD_ID2	Non G-sensor(GS_N@)	G-sensor(GS@)
BOARD_ID3	Non TPM(TPM_N@)	TPM(TPM@)
BOARD_ID4	Non Touch panel	Touch panel (Control by Cable)
BOARD_ID5	Non Type-C(TPC_N@)	Type-C(TPC@)
BOARD_ID6	Single MIC(Cable control)	Dual MIC (DMIC@)
BOARD_ID7	Reserved (Default)	Reserve




Quanta Computer Inc.

PROJECT : ZAU1


Size	Document Number	Rev
	ICL-U 14/14 (Board ID)	3A
Date:	Monday, November 04, 2019	Sheet 15 of 47




VCCST_CPU GENERATION



VCCST_PWRGD CRB is via +1.05V PG






BYTE7_56-63
BYTE6_48-55

BYTE4_32-39
BYTE40-47

BYTE2_24-31
BYTE216-23


BYTE0_0-7
BYTE18-15




Hynix AKD5JGTW00-H5TC4G63AFR-PBA


Vendor	P/N	Vendor P/N
MIC 16G	AKD5EG0T100	MT40A01G16HBA-093E:A
Elpida		
SAMSUNG		


DDR4 mapping	SOP	DDP
M9	VSS	UZQ
E9	VSS	BG1
T7	NC	VSS





Place these Caps near Channel B
1uF/10uF 4pcs on each side of connector











MF=0 Non-mirrored

Channel 0 MF=0 Non-mirrored
<0-31>

CHANNEL A: 2G/4G GDDR5

Channel 0 MF=0 Non-mirrored
<32-63>

+1.35V_GFX

20_43 +1.35V_GFX

23

QD24~31

QD16~23

QD8~15

QD0~7

QD40~47

QD32~39

QD56~63



QD48~55

Table 9.4 GDDR5 Command Mapping (GB4C-128 & GB2C-64 packages)


Command Ball on GPU		DRAM Signal Definition
For DRAM(s) tied to DQ31:0	For DRAM(s) tied to DQ63:32	
FBA_CMD0	FBA_CMD16	CS*
FBA_CMD1	FBA_CMD17	A3_BA3
FBA_CMD2	FBA_CMD18	A2_BA0
FBA_CMD3	FBA_CMD19	A4_BA2
FBA_CMD4	FBA_CMD20	A5_BA1
FBA_CMD5	FBA_CMD21	WE*
FBA_CMD6	FBA_CMD22	A7_A8
FBA_CMD7	FBA_CMD23	A6_A11
FBA_CMD8	FBA_CMD24	AB*
FBA_CMD9	FBA_CMD25	A12_RFU
FBA_CMD10	FBA_CMD26	A0_A10
FBA_CMD11	FBA_CMD27	A1_A9
FBA_CMD12	FBA_CMD28	RAS*
FBA_CMD13	FBA_CMD29	RST*
FBA_CMD14	FBA_CMD30	CKE*
FBA_CMD15	FBA_CMD31	CAS*

Table 9.5 GDDR5 DEBUG Command Lines

Command Ball on GPU	DRAM Signal Definition
FBA_CMD32 (do not connect to DRAM)	(not used)
FBA_CMD33 (do not connect to DRAM)	(not used)
FBA_CMD34 (do not connect to DRAM)	DEBUG0
FBA_CMD35 (do not connect to DRAM)	DEBUG1



USB Charger to 3.0 (UBC)



RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:

1. ILIM_SEL is always set high
 2. Load Detection - Port Power Management is not used
 3. Mouse / Keyboard wake function is not used
- If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM_LO < 80.6 kΩ.

The following equation programs the typical current limit:

(1)


RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.

$$I_{OS_typ}(mA) = 50,250 / \{RILIM_XX(K\Omega) + 0.1\}$$


TI:AL002544001 (TPS2544)
Silergy: AL055544000 (SLGC55544VTR)

+5VPCU 26,37,44
+5V_S5 16,29,33,35,37,38,39,40,42,43,44
+3V 2,6,9,10,11,12,13,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,41,42,43,44

USB 3.0 Connector (UB3)



CAP close to different CONN




CCD DMIC POWER

TP POWER



TYPE C and MUX PI2EQX632EXUBE



Vinafix.com


Vinafix.com

16,24,33,35,37,38,39,40,42,43,44
8,12,16,25,26,28,30,31,34,35,36,37
2,6,9,10,11,12,13,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,41,42,43,44

+5V_S5
+3VPCU
+3V





29



USB2.0


TYPE C USB3.0 ESD



To USB3 SW,Need pu 1.8V level





check power ????




CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A


KEYBOARD (KBC)




Touch Pad




FAN check pin define




KB_BL LED (KBL@)







G-sensor (GS@)



PBA (PBA@)



SATA HDD & LED



SATA HDD Re-driver

EQ2	H - 14dB
X - 0dB	
L - 7dB	

EQ1	H - 14dB
X - 0dB	
L - 7dB	


DEW1	H - Long Duration
X - NC (Long)	
L - Short Duration	

DE1	H - -2dB
X - -4dB	
L - 0dB	


DE2	H - -2dB
X - -4dB	
L - 0dB	


DEW2	H - Long Duration
X - NC (Long)	
L - Short Duration	

SW7 - EN	
H - Enabled	
L - Standby Mode	




SATA ODD (ODD@)






EC(KBC)



34




SM BUS PU(KBC)

Battery module


UMA& VGA SKU

Need Stuff




HWPG(KBC)

D0R=1.5V, D1 DNP and D2 POP
D0R=1.35V, D1 POP and D2 DNP




Reset SW (FSW)


Battery Defect Switch



USB Board




USB2.0 DB (UB2)




Vinafix.com

Hall Sensor




DMIC




Quanta Computer Inc.


PROJECT : ZAUI


Size	Document Number	Rev
	USB DB/Hall sensor/DMIC	3A
Date	Monday, November 04, 2019	Sheet 35 of 47






Vinafix.com














- (1) Need fine tune for thermal protect point
- (2) Note placement position
TEMP=80C



VGPU_CORE

42

+VIN 25,36,37,38,39,40,41,43,44
+VGPU_CORE 19
+5V_S5 16,24,29,33,35,37,38,39,40,43,44
+1V8_AON 19,21,22,44
+1V8_GFX_MAIN 19,20,21,44
GPU_CHOKE_THERMAL 34,42



RT8813DGQW	
PSI	Mode
0V ~ 0.4V	1 Phase DCM
0.8V ~ 1V	1 Phase CCM
1.4V-5.5V	2 /3Phase CCM

NV17 Config : Type2+

R1	6.19K
R2	20.5K
R3	4.32K
R4	16.5K
R5	0.309K
C	4.7nF

**N17S-G0-A1 (25W/GDDR5)
=MX230**
OpenVreg Config : Type2+
Vboot : 0.8V

EDP-C: 27.8A
EDP-P: 42A
OCP: 85A
FSW: 300KHz

N17S-G2-A1 (25W/GDDR5) =MX250

OpenVreg Config : Type2+
Vboot : 0.8V

EDP-C: 28.6A
EDP-P: 60.3A
OCP: 85A
FSW: 300KHz

N17S-G3

OpenVreg Config : Type2+
Vboot : 0.8V

EDP-C: 28.6A
EDP-P: 60.3A
OCP: 85A
FSW: 300KHz

N17S-G5

OpenVreg Config : Type2+
Vboot : 0.8V

EDP-C: 35A
EDP-P: 69.6A
OCP: 85A
FSW: 300KHz




Quanta Computer Inc.
PROJECT : ZAUI

Size	Document Number	Rev
	+NVVDD (RT8813DGQW)	3A
Date:	Monday, November 04, 2019	Sheet 42 of 47

+VIN 25,36,37,38,39,40,41,42,44
+1.35V_GFX 20,23
+5V_S5 16,24,29,33,35,37,38,39,40,42,44
+3V 2,6,9,10,11,12,13,17,20,22,25,26,27,28,30,31,32,33,34,35,37,38,39,40,41,42,44

1.35V_GFX

Double check, PU high, with HW.



N17S-G0-A1 (25W/GDDR5)
=MX230

N17S-G2-A1 (25W/GDDR5)
=MX250

N17S-G3

EDP-C : 5.8A
EDP-P : 7.4A

N17S-G5

EDP-C : 7.1A
EDP-P : 7.6A

43

www.teknisi-indonesia.com

Quanta Computer Inc.
PROJECT : ZAUI

Size	Document Number	Rev
	+FBVDDQ MEM (G5335QT2U)	3A
Date:	Monday, November 04, 2019	Sheet 43 of 47

+1.8V_MAIN
TDC : 0.9A
PEAK : 1.2A
Width : 40mil

N17S-G0
N17S-G2

+1.8V_AON
TDC : 0.75A
PEAK : 1A
Width : 40mil

N17S-G0
N17S-G2

+1V
TDC : 0.9A
PEAK : 1.1A
Width : 40mil

Double check PU high with HW

• **N17S : $V_o = (1 + R_1/R_2) * 0.5 = 1.03V$**

	R1	R2
N17S	133 ohm	124 ohm



Quanta Computer Inc.
























PROJECT : ZAUI

Size	Document Number
	+1.8V AON/+1V GFX (AOZ1331DI)

Date: Monday, November 04, 2019 Sheet 44 of 47

Rev	3A
-----	----


Hole



Quanta Computer Inc.

PROJECT : ZAUI

Size	Document Number	Rev
	Hole	3A
Date:	Monday, November 04, 2019	Sheet 45 of 47



Stage	Date	CHANGE LIST
A	10/31	1.change HDD redriver net name page 32 2.DEVSLP2 unstuff R551 page 12 3.Change Q9 (PCIE_CLKREQ_VGA#) design follow ZAAR page 19
	11/01	1.change VGA VMA_CLK1# VMA_CLK0# VMA_CLK0 VMA_CLK1 80.6 ohm page 23
	11/05	1.DGPU_PROCHOT_EC# PU 10K follow ZAAR page 22 2. PR9026 and PR9031 LAYOUT should be place at power side page 44
	11/12	1.remove FAN2 RPM no used page 34 2.remove RP1 and RP2 no used page 30
	11/13	1.Add C6618 , C6621, C6620, C6619,C6622,C6623 page 30
	11/19	1.Add R735 and R25371 for codec R255 page 26
	11/22	2.R294 unstuff for DDR 2. Add HOLE20 and HOLE21 page 47 for ME 3. PR9267 stuff for POWER
C	12/18	1. stuff R558 R560 , unstuff R557 R561 for touch pad 2.R68 short pad and C3 unstuff and SW1 unstuff for cost down
	12/28	1.Mount PR9085 by 0 ohm and Del PR9012 for POWER 2. Add Board_ID6 for BIOS
	1/04	1.Unstuff R220 R221 R222 C248 for cost down
	1/07	1.PU EC_TYPEC_EN_R 10K for TYPE-C SPEC 2.remove UFP# PU +3VPCU for TYPE-C SPEC
MP	01/17	1. Add net name CNV_RGL_DT_R and CNV_BRI_DT_R for layout constrain
	01/21	1.25810_POL# change to PU 1.8V and remove 25810_POL# PU 3V_S5 for type-c SPEC
	02/01	1. Add R25513 , R25514 for A3 and A5 TPC for bom option
	02/19	1.change R25517 and R25518 to 0201 for layout 2. Unstuff CN38 and CN24 no used for cost down
	02/21	1.R215 unstuff for leakage current 2.Add R25519 (2.2_5%,6) for Lesson Learn
	02/25	1.change R25500 Value to TPC@ , change R25499 Value to TPC_N@ for BOM option
	02/26	1.R951 change to 45.3K.follow ZAU 2.HDMI EMI Res unstuff.for for cost down 3.R212 unstuff, R213stuff for leakage issue 4.R98 unstuff for leakage issue 5.R77,R78,R80 short pad for cost 6. Reserve R25520 SERIRQ +3V_S5 Pull high 10K. for Leakage issue 7.change R25485 value to GS_N@ for BOM option 8.R378 unstuff EC push pull this pin for leakage issue
	03/05	1.Add C20001 C20002 , R25521 , R25522 , D13091 , D13092 for lesson learn 2.R663 R662 unstuff intel SPEC no require 3.Update it unstuff D33 , stuff D34 for keyboard ESD 4.unstuff R25436 because Bios internal PU so for cost down 5. unstuff R378 & R212 & R94 & R98 & R134 for leakage current
	03/06	1. change R507 to 11.3k for HDMI redriver 2. stuff R748/R749 and un-stuff R746/R74 for HDMI equalizer setting
	03/12	1.change PR3021 to 32.4K for thermal temp 2.Unstuff PR6416 because already PU at EC side 3.Remove D61 , short R25523 for cost down 4.change R507 10.5K for HDMI setting
	06/13	1.change R25321 from short pad to 0 ohm
	06/26	1.Update on board RAM table add samsung 8GB